Regviz

Microchip Technology /ATSAMD51N20A /SDHC0 /NISTER_EMMC_MODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NISTER_EMMC_MODE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME51J19A/SDHC0/NISTER_EMMC_MODE#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (MASKED)CMDC 0 (MASKED)TRFC 0 (MASKED)BLKGE 0 (MASKED)DMAINT 0 (MASKED)BWRRDY 0 (MASKED)BRDRDY 0 (BOOTAR)BOOTAR

BWRRDY=MASKED, DMAINT=MASKED, TRFC=MASKED, BRDRDY=MASKED, BLKGE=MASKED, CMDC=MASKED

Description

Normal Interrupt Status Enable

Fields

CMDC

Command Complete Status Enable

0 (MASKED): Masked

1 (ENABLED): Enabled
TRFC

Transfer Complete Status Enable

0 (MASKED): Masked

1 (ENABLED): Enabled
BLKGE

Block Gap Event Status Enable

0 (MASKED): Masked

1 (ENABLED): Enabled
DMAINT

DMA Interrupt Status Enable

0 (MASKED): Masked

1 (ENABLED): Enabled
BWRRDY

Buffer Write Ready Status Enable

0 (MASKED): Masked

1 (ENABLED): Enabled
BRDRDY

Buffer Read Ready Status Enable

0 (MASKED): Masked

1 (ENABLED): Enabled
BOOTAR

Boot Acknowledge Received Status Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data